RTL STRUCTURAL SYNTHESIS FROM BEHAVIORAL DESCRIPTIONS IN A UNIX ENVIRONMENT

Research output: Contribution to journalArticlepeer-review

Abstract

High level synthesis refers to the process of synthesizing the hardware of a digital system from a high level description. This paper presents an integrated system which accepts as input a purely behavioral description expressed in the ''bc'' language and transforms it into hardware (IC layout). The bc description is first transformed into a stack representation which is used to generate an optimized RTL description in the AHPL language. The AHPL description is finally synthesized into hardware.
Original languageEnglish
JournalARABIAN JOURNAL FOR SCIENCE & ENGINEERING
StatePublished - 1994

Fingerprint

Dive into the research topics of 'RTL STRUCTURAL SYNTHESIS FROM BEHAVIORAL DESCRIPTIONS IN A UNIX ENVIRONMENT'. Together they form a unique fingerprint.

Cite this