Research output: Patent
}
TY - PAT
T1 - METHOD FOR IMPLEMENTING SIMULATOR AND IMPEDANCE MULTIPLIER CIRCUIT
AU - Absi, Muneer
AU - Al-Khulaifi, Abdulaziz
PY - 2025
Y1 - 2025
M3 - Patent
M1 - US12206379
ER -