Implementation and Analysis of a 15-Level Inverter Topology with Reduced Switch Count

  • Mohammad Fahad
  • , Marif Daula Siddique*
  • , Atif Iqbal
  • , Adil Sarwar
  • , Saad Mekhilef
  • *Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

40 Scopus citations

Abstract

Multilevel inverters remain an area of research interest due to the superior performance against a two-level counterpart. Reducing the switch count and stress on the power electronic switches while maintaining a sinusoidal stepped output remains a challenge. A multilevel inverter topology has been proposed in this work which utilizes twelve switches and four dc voltage sources to produce a 15-level staircase output voltage waveform. The objective is to reduce the harmonic in the output voltage and thereby reducing the cost of filter requirement and maintaining high efficiency throughout the operating range. Control of output voltage has been done using the Nearest Level Pulse Width Modulation Strategy (NLPWM). Simulation and hardware implementation of the topology under different loads and dynamic conditions are presented to validate the robust performance.

Original languageEnglish
Article number9373402
Pages (from-to)40623-40634
Number of pages12
JournalIEEE Access
Volume9
DOIs
StatePublished - 2021
Externally publishedYes

Bibliographical note

Publisher Copyright:
© 2013 IEEE.

Keywords

  • Multilevel inverters
  • nearest level control (NLC)
  • power converters
  • total harmonic distortion (THD)

ASJC Scopus subject areas

  • General Computer Science
  • General Materials Science
  • General Engineering

Fingerprint

Dive into the research topics of 'Implementation and Analysis of a 15-Level Inverter Topology with Reduced Switch Count'. Together they form a unique fingerprint.

Cite this