Abstract
This paper proposes a new switched-capacitor nine-level (9L) inverter with reduced switch count. In the proposed topology, floating capacitor (FC) is employed as a voltage booster, and it does not need any additional sensors to maintain the voltage across the FC. Due to additional FC, the number of dc sources and voltage stress on switches is reduced. Moreover, the proposed topology can be cascaded to achieve more voltage levels. Various parameters are considered in the comparison of the proposed topology with other recent switched-capacitor topologies. Simulation and experimental results demonstrate the performance with different load and modulation index variations.
| Original language | English |
|---|---|
| Pages (from-to) | 2479-2493 |
| Number of pages | 15 |
| Journal | International Journal of Circuit Theory and Applications |
| Volume | 49 |
| Issue number | 8 |
| DOIs | |
| State | Published - Aug 2021 |
Bibliographical note
Publisher Copyright:© 2021 John Wiley & Sons, Ltd.
Keywords
- boost inverter topology
- multilevel inverter
- nine levels
- reduced switch count
- switched-capacitor unit
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Computer Science Applications
- Electrical and Electronic Engineering
- Applied Mathematics
Fingerprint
Dive into the research topics of 'Experimental validation of nine-level switched-capacitor inverter topology with high voltage gain'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver