Design and analysis of multicore matrix multiplier for image processing

Farouq Aliyu; Shuaib Mohammed; Alaeddin Amin

doi:10.1109/3ICT.2019.8910322

Design and analysis of multicore matrix multiplier for image processing

Farouq Aliyu, Shuaib Mohammed, Alaeddin Amin

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

The need faster processing speed is in demand lately. Parallel computing and compound instructions are some of the techniques that have been employed by scientists so far. In this paper, a high-performance multi-core matrix multiplier using parallel computing techniques has been designed and implemented. Simulation results are promising and indicate that the area and power consumed by the proposed matrix multiplier increase linearly with the number of processors and latency was found to decrease by a factor of $\frac{1}{p}$ where $p$ is the number of processors. Due to its salient features, the proposed multicore multiplier can be utilized to improve processing speeds in graphical processor units.

Original language	English
Title of host publication	2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781728130125
DOIs	https://doi.org/10.1109/3ICT.2019.8910322
State	Published - Sep 2019

Publication series

Name	2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019

Bibliographical note

Publisher Copyright:
© 2019 IEEE.

Keywords

Computer Arithmetic
Matrix Multiplication
Multicore Systems
Parallel Computing
Synthesis
VHDL

ASJC Scopus subject areas

Artificial Intelligence
Computer Networks and Communications
Computer Science Applications
Hardware and Architecture
Information Systems
Health Informatics

Access to Document

10.1109/3ICT.2019.8910322

Cite this

Aliyu, F., Mohammed, S., & Amin, A. (2019). Design and analysis of multicore matrix multiplier for image processing. In 2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019 Article 8910322 (2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/3ICT.2019.8910322

Aliyu, Farouq ; Mohammed, Shuaib ; Amin, Alaeddin. / Design and analysis of multicore matrix multiplier for image processing. 2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019. Institute of Electrical and Electronics Engineers Inc., 2019. (2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019).

@inproceedings{c0b0b386432d4e468a25108e12bd509d,

title = "Design and analysis of multicore matrix multiplier for image processing",

abstract = "The need faster processing speed is in demand lately. Parallel computing and compound instructions are some of the techniques that have been employed by scientists so far. In this paper, a high-performance multi-core matrix multiplier using parallel computing techniques has been designed and implemented. Simulation results are promising and indicate that the area and power consumed by the proposed matrix multiplier increase linearly with the number of processors and latency was found to decrease by a factor of \$\textbackslash{}frac\{1\}\{p\}\$ where \$p\$ is the number of processors. Due to its salient features, the proposed multicore multiplier can be utilized to improve processing speeds in graphical processor units.",

keywords = "Computer Arithmetic, Matrix Multiplication, Multicore Systems, Parallel Computing, Synthesis, VHDL",

author = "Farouq Aliyu and Shuaib Mohammed and Alaeddin Amin",

note = "Publisher Copyright: {\textcopyright} 2019 IEEE.",

year = "2019",

month = sep,

doi = "10.1109/3ICT.2019.8910322",

language = "English",

series = "2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019",

address = "United States",

}

Aliyu, F, Mohammed, S & Amin, A 2019, Design and analysis of multicore matrix multiplier for image processing. in 2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019., 8910322, 2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019, Institute of Electrical and Electronics Engineers Inc. https://doi.org/10.1109/3ICT.2019.8910322

Design and analysis of multicore matrix multiplier for image processing. / Aliyu, Farouq; Mohammed, Shuaib; Amin, Alaeddin.
2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8910322 (2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Design and analysis of multicore matrix multiplier for image processing

AU - Aliyu, Farouq

AU - Mohammed, Shuaib

AU - Amin, Alaeddin

PY - 2019/9

Y1 - 2019/9

N2 - The need faster processing speed is in demand lately. Parallel computing and compound instructions are some of the techniques that have been employed by scientists so far. In this paper, a high-performance multi-core matrix multiplier using parallel computing techniques has been designed and implemented. Simulation results are promising and indicate that the area and power consumed by the proposed matrix multiplier increase linearly with the number of processors and latency was found to decrease by a factor of $\frac{1}{p}$ where $p$ is the number of processors. Due to its salient features, the proposed multicore multiplier can be utilized to improve processing speeds in graphical processor units.

AB - The need faster processing speed is in demand lately. Parallel computing and compound instructions are some of the techniques that have been employed by scientists so far. In this paper, a high-performance multi-core matrix multiplier using parallel computing techniques has been designed and implemented. Simulation results are promising and indicate that the area and power consumed by the proposed matrix multiplier increase linearly with the number of processors and latency was found to decrease by a factor of $\frac{1}{p}$ where $p$ is the number of processors. Due to its salient features, the proposed multicore multiplier can be utilized to improve processing speeds in graphical processor units.

KW - Computer Arithmetic

KW - Matrix Multiplication

KW - Multicore Systems

KW - Parallel Computing

KW - Synthesis

KW - VHDL

UR - https://www.scopus.com/pages/publications/85076443745

U2 - 10.1109/3ICT.2019.8910322

DO - 10.1109/3ICT.2019.8910322

M3 - Conference contribution

AN - SCOPUS:85076443745

T3 - 2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019

BT - 2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Aliyu F, Mohammed S, Amin A. Design and analysis of multicore matrix multiplier for image processing. In 2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019. Institute of Electrical and Electronics Engineers Inc. 2019. 8910322. (2019 International Conference on Innovation and Intelligence for Informatics, Computing, and Technologies, 3ICT 2019). doi: 10.1109/3ICT.2019.8910322

Design and analysis of multicore matrix multiplier for image processing

Abstract

Publication series

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Fingerprint

Cite this