Abstract
An improved carry chain circuit with carry-skip capability is described. The carry-skip logic allows an arbitrarily long carry chain without the need for intermediate buffers for signal restoration, leading to an implementation that is both fast and area-efficient. The chain can flexibly accommodate technology-imposed maximum depth of NMOS transistor pull-down stack.
| Original language | English |
|---|---|
| Pages (from-to) | 1258-1260 |
| Number of pages | 3 |
| Journal | Electronics Letters |
| Volume | 43 |
| Issue number | 23 |
| DOIs | |
| State | Published - 2007 |
ASJC Scopus subject areas
- Electrical and Electronic Engineering
Fingerprint
Dive into the research topics of 'Area-efficient high-speed carry chain'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver