Accurate estimation of analog test metrics with extreme circuits

Kamel Beznia*, Ahcene Bounceur, Louay Abdallah, Ke Huang, Salvador Mir, Reinhardt Euler

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

Specification-based testing of analog/RF circuits is very costly due to lengthy test times and highly sophisticated test equipment. Alternative test measures, extracted by means of Built-In Test (BIT) techniques, are a promising approach to replace standard specification-based tests. However, these test measures must be evaluated at the design stage, before the real production, by estimating parametric test errors such as Test Escapes (TE) and Yield Loss (YL). An accurate estimation of these metrics requires a large non-biased sample of circuit instances including parametric defective ones. Since these extreme circuits are rare events, they cannot be obtained with a Monte Carlo simulation of an affordable size. However, statistical learning techniques, in combination with Monte Carlo simulation, can allow the generation of such a sample for multivariate test metrics estimation. In this paper, we will demonstrate this technique for the evaluation of an RF LNA BIT technique for which a large database of 106 circuits has been simulated for comparison purposes.

Original languageEnglish
Title of host publication2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012
Pages272-275
Number of pages4
DOIs
StatePublished - 2012
Externally publishedYes

Publication series

Name2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Accurate estimation of analog test metrics with extreme circuits'. Together they form a unique fingerprint.

Cite this