A new switched capacitor 7L inverter with triple voltage gain and low voltage stress

  • Marif Daula Siddique
  • , Saad Mekhilef*
  • , Noraisyah Mohamed Shah
  • , Jagabar Sathik Mohamed Ali
  • , Frede Blaabjerg
  • *Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

182 Scopus citations

Abstract

In this brief, a new switched capacitor based multilevel inverter topology is proposed. The proposed topology generates seven level (7L) output voltage using a single dc voltage source along with two floating capacitors. The output voltage of the proposed topology is three-times higher than the input voltage (i.e., gain factor of Vin : Vout = 1:3) along with self-voltage balancing of capacitors. The proposed seven level triple voltage gain boost inverter (7L-3GBI) inherently generates a bipolar waveform without backend H-bridge that reduces the total standing voltage of the topology. The practicability of the proposed topology has been demonstrated by having a quantitative and cost comparison with similar topologies. Furthermore, the workability of the proposed 7L topology has been validated through different results taken from a prototype laboratory setup.

Original languageEnglish
Article number8784400
Pages (from-to)1294-1298
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume67
Issue number7
DOIs
StatePublished - 1 Jul 2020

Bibliographical note

Publisher Copyright:
© 2004-2012 IEEE.

Keywords

  • boost inverter
  • Multilevel inverter
  • seven-level (7L)
  • single source inverter
  • switched capacitor

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A new switched capacitor 7L inverter with triple voltage gain and low voltage stress'. Together they form a unique fingerprint.

Cite this