Skip to main navigation Skip to search Skip to main content

A new seven-level ANPC inverter structure with semiconductor device reduction

  • Marif Daula Siddique*
  • , Mohammed Aslam Husain
  • , Mohammad Wasiq
  • , Thanikanti Sudhakar Babu
  • , Saad Mekhilef
  • *Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

12 Scopus citations

Abstract

An active neutral point clamped-type multilevel inverter (ANPC-MLI) with self-voltage balancing capability is being suggested for this study. A new switched capacitor cell with eight switches is used for seven-level generation in the proposed topology. The topology proposed has decreased the power element count with the ability to self-balancing of capacitor voltages and boosting ability. The distinguishing characteristics of the proposed topology are emphasized and compared with other recent 7L-SCMLI topologies. Experimental testing on a prototype hardware is conducted to validate the feasibility of the proposed topology.

Original languageEnglish
Pages (from-to)2660-2670
Number of pages11
JournalInternational Journal of Circuit Theory and Applications
Volume50
Issue number7
DOIs
StatePublished - Jul 2022

Bibliographical note

Publisher Copyright:
© 2022 John Wiley & Sons, Ltd.

Keywords

  • ANPC inverter
  • boost inverter
  • multilevel inverter
  • power electronics
  • SCMLI

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Applied Mathematics

Fingerprint

Dive into the research topics of 'A new seven-level ANPC inverter structure with semiconductor device reduction'. Together they form a unique fingerprint.

Cite this