A new controllable CMOS impedance scaler

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

This paper presents a new compact CMOS capacitance multiplier. The multiplier is based on using the trnaslinear principle. Only four MOSFETs operating in subthreshold region are used. The multiplication factor is controllable to meet the designer requirements. Tanner TSPICE simulator is used to confirm the functionality of the design in 0.18μm CMOS Technology. The circuit operates from ±0.75 supply voltage. Simulation results indicate that the multiplication factor is large compared to existing designs. The functionality of the proposed capacitance multiplier is demonstrated by using it in designing relaxation oscillator.

Original languageEnglish
Title of host publication13th International Multi-Conference on Systems, Signals and Devices, SSD 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages695-698
Number of pages4
ISBN (Electronic)9781509012916
DOIs
StatePublished - 18 May 2016

Publication series

Name13th International Multi-Conference on Systems, Signals and Devices, SSD 2016

Bibliographical note

Publisher Copyright:
© 2016 IEEE.

Keywords

  • Biomedical circuits
  • Capacitance multiplier
  • Low frequency filters
  • Oscillators
  • Translinear loop

ASJC Scopus subject areas

  • Signal Processing
  • Control and Systems Engineering
  • Energy Engineering and Power Technology
  • Control and Optimization
  • Computer Networks and Communications
  • Instrumentation

Fingerprint

Dive into the research topics of 'A new controllable CMOS impedance scaler'. Together they form a unique fingerprint.

Cite this