Abstract
A new controllable-gain square rooting circuit using MOS transistors working in weak inversion is proposed. The proposed circuit can be configured to compute the geometric mean between two signals and the square root of the inverse of a signal. Tanner tool is used to confirm the functionality of the circuit in 0.18 µm CMOS TSMC process technology. Simulation results show a 3 dB bandwidth of 2 MHz and a relative error of about 2.4 %. The maximum power consumption is 1.73 µW. The proposed circuit is attractive for low power and low current applications.
| Original language | English |
|---|---|
| Pages (from-to) | 431-434 |
| Number of pages | 4 |
| Journal | Analog Integrated Circuits and Signal Processing |
| Volume | 82 |
| Issue number | 2 |
| DOIs | |
| State | Published - Feb 2015 |
Bibliographical note
Publisher Copyright:© 2015, Springer Science+Business Media New York.
Keywords
- Current mode
- Square-root
- Translinear principle
ASJC Scopus subject areas
- Signal Processing
- Hardware and Architecture
- Surfaces, Coatings and Films