A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers

Hussain A. Alzaher; Hassan O. Elwan; Mohammed Ismail

doi:10.1109/4.974543

A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers

Hussain A. Alzaher^*
, Hassan O. Elwan
, Mohammed Ismail

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

94 Scopus citations

Abstract

A new approach for designing digitally programmable CMOS integrated baseband filters is presented. The proposed technique provides a systematic method for designing filters exhibiting high linearity and low power. A sixth-order Butterworth low-pass filter with 14-bit bandwidth tuning range is designed for implementing the baseband channel-select filter in an integrated multistandard wireless receiver. The filter consumes a current of 2.25 mA from a 2.7-V supply and occupies an area of 1.25 mm² in a 0.5-μm chip. The proposed filter design achieves high spurious free dynamic ranges (SFDRs) of 92 dB for PDC (IS-54), 89 dB for GSM, 84 dB for IS-95, and 80 dB for WCDMA.

Original language	English
Pages (from-to)	27-37
Number of pages	11
Journal	IEEE Journal of Solid-State Circuits
Volume	37
Issue number	1
DOIs	https://doi.org/10.1109/4.974543
State	Published - Jan 2002
Externally published	Yes

Keywords

Baseband chain
Channel-select filter
Multistandard wireless receivers

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/4.974543

Cite this

@article{c86c3ccf6d0c40dab1cd7ae84613e43c,

title = "A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers",

abstract = "A new approach for designing digitally programmable CMOS integrated baseband filters is presented. The proposed technique provides a systematic method for designing filters exhibiting high linearity and low power. A sixth-order Butterworth low-pass filter with 14-bit bandwidth tuning range is designed for implementing the baseband channel-select filter in an integrated multistandard wireless receiver. The filter consumes a current of 2.25 mA from a 2.7-V supply and occupies an area of 1.25 mm2 in a 0.5-μm chip. The proposed filter design achieves high spurious free dynamic ranges (SFDRs) of 92 dB for PDC (IS-54), 89 dB for GSM, 84 dB for IS-95, and 80 dB for WCDMA.",

keywords = "Baseband chain, Channel-select filter, Multistandard wireless receivers",

author = "Alzaher, \{Hussain A.\} and Elwan, \{Hassan O.\} and Mohammed Ismail",

year = "2002",

month = jan,

doi = "10.1109/4.974543",

language = "English",

volume = "37",

pages = "27--37",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers

AU - Alzaher, Hussain A.

AU - Elwan, Hassan O.

AU - Ismail, Mohammed

PY - 2002/1

Y1 - 2002/1

N2 - A new approach for designing digitally programmable CMOS integrated baseband filters is presented. The proposed technique provides a systematic method for designing filters exhibiting high linearity and low power. A sixth-order Butterworth low-pass filter with 14-bit bandwidth tuning range is designed for implementing the baseband channel-select filter in an integrated multistandard wireless receiver. The filter consumes a current of 2.25 mA from a 2.7-V supply and occupies an area of 1.25 mm2 in a 0.5-μm chip. The proposed filter design achieves high spurious free dynamic ranges (SFDRs) of 92 dB for PDC (IS-54), 89 dB for GSM, 84 dB for IS-95, and 80 dB for WCDMA.

AB - A new approach for designing digitally programmable CMOS integrated baseband filters is presented. The proposed technique provides a systematic method for designing filters exhibiting high linearity and low power. A sixth-order Butterworth low-pass filter with 14-bit bandwidth tuning range is designed for implementing the baseband channel-select filter in an integrated multistandard wireless receiver. The filter consumes a current of 2.25 mA from a 2.7-V supply and occupies an area of 1.25 mm2 in a 0.5-μm chip. The proposed filter design achieves high spurious free dynamic ranges (SFDRs) of 92 dB for PDC (IS-54), 89 dB for GSM, 84 dB for IS-95, and 80 dB for WCDMA.

KW - Baseband chain

KW - Channel-select filter

KW - Multistandard wireless receivers

UR - https://www.scopus.com/pages/publications/0036177040

U2 - 10.1109/4.974543

DO - 10.1109/4.974543

M3 - Article

AN - SCOPUS:0036177040

SN - 0018-9200

VL - 37

SP - 27

EP - 37

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

IS - 1

ER -

A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Fingerprint

Cite this