Parallel Iterative Heuristics for Performance-Driven Low-Power VLSI Standard Cell Placement .

Project: Research

Project Details

StatusFinished
Effective start/end date1/09/0331/08/04