Project Details
Description
The major intention of this project is to design and simulate a floating impedance simulator using CMOS technology. The designed circuit can be tuned and can simulate capacitors and resistors so that it can be used in integrated circuit design where small area on the chip and low power consumption are the most important factors. Neural recording amplifier and high pass filter will be used as test circuits to confirm the functionality of the proposed design. This will make the designed circuit a powerful building block for biomedical applications.
Status | Finished |
---|---|
Effective start/end date | 11/04/17 → 30/09/19 |
Fingerprint
Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.