Design and Implementation of Parallel Floating-Point Matrix Multiplication in Reconfigurable Logic

Project: Research

Project Details

StatusFinished
Effective start/end date1/03/141/01/15