Projects per year
Personal profile
Research interests
Electronic design automation (EDA) software, FPGA / ASIC place and route (P&R), optimization algorithms, evolutionary algorithms, graph algorithms, and Deep reinforcement learning.
Expertise related to UN Sustainable Development Goals
In 2015, UN member states agreed to 17 global Sustainable Development Goals (SDGs) to end poverty, protect the planet and ensure prosperity for all. This person’s work contributes towards the following SDG(s):
Education/Academic qualification
PhD, Engineering, Gunma University
1 Apr 2010 → 31 Mar 2013
Award Date: 31 Mar 2013
Fingerprint
Dive into the research topics where Umair Siddiqi is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
Projects
- 1 Finished
-
Optimizing NOMA Schemes for Future Communication Networks: Heuristic Algorithms-based Approaches
Alahmadi, S. (PI), Mohammed, S. S. (CoI) & Siddiqi, U. (CoI)
1/04/20 → 1/10/21
Project: Research
-
A Deterministic Concurrent-Routing Algorithm to Improve Wire Selection in FPGA Routing
Siddiqi, U. F. & Sait, S. M., 2024, Proceedings of the 2024 9th International Conference on Integrated Circuits, Design, and Verification, ICDV 2024. Tran, X.-T. & Bui, D.-H. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 160-165 6 p. (Proceedings of the 2024 9th International Conference on Integrated Circuits, Design, and Verification, ICDV 2024).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
A Recursive Partitioning Approach to Improving Hypergraph Partitioning
Siddiqi, U. F., Grewal, G. & Areibi, S. M., 2024, 2024 IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2024. Institute of Electrical and Electronics Engineers Inc., p. 240-245 6 p. (Canadian Conference on Electrical and Computer Engineering).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
Enhancing K-Way Circuit Partitioning: A Deep Reinforcement Learning Methodology
Siddiqi, U. F., Chuen Cheng, K., Grewal, G. & Areibi, S., 2024, Optimization, Learning Algorithms and Applications - 4th International Conference, OL2A 2024, Proceedings. Pereira, A. I., Fernandes, F. P., Coelho, J. P., Teixeira, J. P., Lima, J., Pacheco, M. F., Lopes, R. P. & Álvarez, S. T. (eds.). Springer Science and Business Media Deutschland GmbH, p. 139-154 16 p. (Communications in Computer and Information Science; vol. 2280 CCIS).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
A Deterministic Parallel Routing Approach for Accelerating Pathfinder-based Algorithms
Siddiqi, U. F., Grewal, G. & Areibi, S., 2023, 2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration, VLSI-SoC 2023. IEEE Computer Society, (IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
2 Scopus citations -
Obstacle Avoidance Rectilinear Steiner Minimal Tree Length Estimation Using Deep Learning
Siddiqi, U. F. & Sait, S. M., 2023, 22nd International Symposium on Communications and Information Technologies, ISCIT 2023. Institute of Electrical and Electronics Engineers Inc., p. 133-138 6 p. (22nd International Symposium on Communications and Information Technologies, ISCIT 2023).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review